Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

FAIRCHILD
SEMICONDUCTOR®

August 2008

Single-Channel: 6N138, 6N139
Dual-Channel: HCPL2730, HCPL2731
Low Input Current High Gain Split Darlington Optocouplers

Features

- Low current – 0.5mA
- Superior CTR-2000%
- Superior CMR-10kV/µs
- CTR guaranteed 0–70°C
- U.L. recognized (File # E90700)
- VDE recognized (File # 120915) Ordering option V, e.g., 6N138V
- Dual Channel – HCPL2730, HCPL2731

Applications

- Digital logic ground isolation
- Telephone ring detector
- EIA-RS-232C line receiver
- High common mode noise line receiver
- µP bus isolation
- Current loop receiver

Description

The 6N138/9 and HCPL2730/HCPL2731 optocouplers consist of an AlGaAs LED optically coupled to a high gain split darlington photodetector.

The split darlington configuration separating the input photodiode and the first stage gain from the output transistor permits lower output saturation voltage and higher speed operation than possible with conventional darlington phototransistor optocoupler. In the dual channel devices, HCPL2730/HCPL2731, an integrated emitter-base resistor provides superior stability over temperature.

The combination of a very low input current of 0.5mA and a high current transfer ratio of 2000% makes this family particularly useful for input interface to MOS, CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as well as high fan-out TTL requirements. An internal noise shield provides exceptional common mode rejection of 10 kV/µs.

Schematic



6N138 / 6N139



HCPL2730 / HCPL2731

Package Outlines



Absolute Maximum Ratings (T_A = 25°C unless otherwise specified)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Value	Units
T_{STG}	Storage Temperature		-55 to +125	°C
T_{OPR}	Operating Temperature		-40 to +85	°C
T_{SOL}	Lead Solder Temperature (Wave solder only. See recommended reflow profile graph for SMD mounting)		260 for 10 sec	°C
EMITTER				
I_F (avg)	DC/Average Forward Input Current	Each Channel	20	mA
I_F (pk)	Peak Forward Input Current (50% duty cycle, 1 ms P.W.)	Each Channel	40	mA
I_F (trans)	Peak Transient Input Current - (≤1µs P.W., 300 pps)		1.0	A
V_R	Reverse Input Voltage	Each Channel	5	V
P_D	Input Power Dissipation	Each Channel	35	mW
DETECTOR				
I_O (avg)	Average Output Current	Each Channel	60	mA
V_{ER}	Emitter-Base Reverse Voltage	6N138 and 6N139	0.5	V
V_{CC}, V_O	Supply Voltage, Output Voltage	6N138, HCPL2730	-0.5 to 7	V
		6N139, HCPL2731	-0.5 to 18	
P_O	Output Power Dissipation	Each Channel	100	mW

Electrical Characteristics (T_A = 0 to 70°C unless otherwise specified)

Individual Component Characteristics

Symbol	Parameter	Test Conditions	Device	Min.	Typ.*	Max.	Unit
EMITTER							
V_F	Input Forward Voltage	T_A = 25°C	All		1.30	1.7	V
		Each channel (I_F = 1.6mA)				1.75	
BV_R	Input Reverse Breakdown Voltage	T_A = 25°C, I_R = 10µA	All	5.0	20		V
$\Delta V_F / \Delta T_A$	Temperature Coefficient of Forward Voltage	I_F = 1.6mA	All		-1.8		mV/°C
DETECTOR							
I_{OH}	Logic HIGH Output Current	I_F = 0mA, V_O = V_{CC} = 18V	6N139		0.01	100	µA
		Each Channel	HCPL2731				
		I_F = 0mA, V_O = V_{CC} = 7V	6N138		0.01	250	
		Each Channel	HCPL2730				
I_{CCL}	Logic LOW supply	I_F = 1.6mA, V_O = Open, V_{CC} = 18V	6N138, 6N139		0.4	1.5	mA
		I_{F1} = I_{F2} = 1.6mA, V_{CC} = 18V	HCPL2731		1.3	3	
		V_{O1} – V_{O2} = Open, V_{CC} = 7V	HCPL2730				
I_{CCH}	Logic HIGH Supply	I_F = 0mA, V_O = Open, V_{CC} = 18V	6N138, 6N139		0.05	10	µA
		I_{F1} = I_{F2} = 0mA, V_{CC} = 18V	HCPL2731		0.10	20	
		V_{O1} – V_{O2} = Open, V_{CC} = 7V	HCPL2730				

Transfer Characteristics

Symbol	Parameter	Test Conditions	Device	Min.	Typ.*	Max.	Unit
COUPLED							
CTR	Current Transfer Ratio[1][2]	I_F = 0.5mA, V_O = 0.4 V, V_{CC} = 4.5V	6N139	400	1100		%
		Each Channel	HCPL2731		3500		
		I_F = 1.6mA, V_O = 0.4 V, V_{CC} = 4.5V	6N139	500	1300		
		Each Channel	HCPL2731		2500		
		I_F = 1.6mA, V_O = 0.4 V, V_{CC} = 4.5V	6N138	300	1300		
		Each Channel	HCPL2730		2500		
V_{OL}	Logic LOW Output Voltage[2]	I_F = 0.5mA, I_O = 2mA, V_{CC} = 4.5V	6N139		0.08	0.4	V
		I_F = 1.6mA, I_O = 8mA, V_{CC} = 4.5V	6N139		0.01	0.4	
		Each Channel	HCPL2731				
		I_F = 0.5mA, I_O = 15mA, V_{CC} = 4.5V	6N139		0.13	0.4	
		Each Channel	HCPL2731				
		I_F = 12mA, I_O = 24mA, V_{CC} = 4.5V	6N139		0.20	0.4	
		Each Channel	HCPL2731				
		I_F = 1.6mA, I_O = 4.8mA, V_{CC} = 4.5V	6N138		0.10	0.4	
		Each Channel	HCPL2730				

*All Typicals at T_A = 25°C

Electrical Characteristics (Continued) (T_A = 0 to 70°C unless otherwise specified)

Switching Characteristics (V_{CC} = 5V)

Symbol	Parameter	Test Conditions	Device	Min.	Typ.*	Max.	Unit
T_{PHL}	Propagation Delay Time to Logic LOW(2) (Fig. 24)	R_L = 4.7Ω, I_F = 0.5mA	6N139			30	µs
		T_A = 25°C			4	25	
		R_L = 4.7Ω, I_F = 0.5mA	HCPL2731			120	
		Each Channel, T_A = 25°C			3	100	
		R_L = 270Ω, I_F = 12mA	6N139			2	
		T_A = 25°C			0.2	1	
		R_L = 270Ω, I_F = 12mA, Each Channel	HCPL2730			3	
		T_A = 25°C	HCPL2731		0.3	2	
		R_L = 2.2Ω, I_F = 1.6mA	6N138			15	
		T_A = 25°C			1.5	10	
		R_L = 2.2Ω, I_F = 1.6mA, Each Channel	HCPL2731 HCPL2730			25	
		T_A = 25°C			1	20	
T_{PLH}	Propagation Delay Time to Logic HIGH(2) (Fig. 24)	R_L = 4.7Ω, I_F = 0.5mA	6N139			90	µs
		Each Channel	HCPL2731				
		R_L = 4.7Ω, I_F = 0.5mA, T_A = 25°C	6N139		12	60	
		Each Channel	HCPL2731		22		
		R_L = 270Ω, I_F = 12mA	6N139			10	
		T_A = 25°C			1.3	7	
		R_L = 270Ω, I_F = 12mA, Each Channel	HCPL2730 HCPL2731			15	
		T_A = 25°C			5	10	
		R_L = 2.2Ω, I_F = 1.6mA	6N138			50	
		Each Channel	HCPL2730/1				
		R_L = 2.2Ω, I_F = 1.6mA, T_A = 25°C	6N138		7	35	
		Each Channel	HCPL2730/1		16		
$\|CM_H\|$	Common Mode Transient Immunity at Logic HIGH(3) (Fig. 25)	I_F = 0mA, $\|V_{CM}\|$ = 10V_{P-P}, T_A = 25°C, R_L = 2.2Ω	6N138 6N139	1,000	10,000		V/µs
		Each Channel	HCPL2730 HCPL2731				
$\|CM_L\|$	Common Mode Transient Immunity at Logic LOW(3) (Fig. 25)	(I_F = 1.6mA, $\|V_{CM}\|$ = 10V_{P-P}, R_L = 2.2Ω) T_A = 25°C	6N138 6N139	1,000	10,000		V/µs
		Each Channel	HCPL2730 HCPL2731				

** All Typicals at T_A = 25°C

Electrical Characteristics (Continued) (T_A = 0 to 70°C unless otherwise specified)

Isolation Characteristics

Symbol	Characteristics	Test Conditions	Min.	Typ.*	Max.	Unit
I_{I-O}	Input-Output Insulation Leakage Current(4)	Relative humidity = 45%,T_A = 25°C, t = 5s, V_{I-O} = 3000VDC			1.0	µA
V_{ISO}	Withstand Insulation Test Voltage(4)	RH ≤ 50%, T_A = 25°C, I_{I-O} ≤ 2µA, t = 1 min.	2500			V_{RMS}
R_{I-O}	Resistance (Input to Output)(4)	V_{I-O} = 500VDC		10^{12}		Ω
C_{I-O}	Capacitance (Input to Output)(4)(5)	f = 1MHz		0.6		pF
I_{I-I}	Input-Input Insulation Leakage Current(6)	RH ≤ 45%, V_{I-I} = 500VDC, t = 5s, HCPL2730/2731 only		0.005		µA
R_{I-I}	Input-Input Resistance(6)	V_{I-I} = 500VDC, HCPL2730/2731 only		10^{11}		Ω
C_{I-I}	Input-Input Capacitance(6)	f = 1MHz, HCPL2730/2731 only		0.03		pF

*All Typicals at T_A = 25°C

Notes:

1. Current Transfer Ratio is defined as a ratio of output collector current, I_O, to the forward LED input current, I_F, times 100%.
2. Pin 7 open. (6N138 and 6N139 only)
3. Common mode transient immunity in logic HIGH level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal V_{CM}, to assure that the output will remain in a logic HIGH state (i.e., V_O > 2.0V). Common mode transient immunity in logic LOW level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic LOW state (i.e., V_O < 0.8V).
4. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
5. For dual channel devices, C_{I-O} is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
6. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.

Electrical Characteristics (Continued) T_A = 25°C unless otherwise specified)

Current Limiting Resistor Calculations

$$R_1 \text{ (Non-Invert)} = \frac{V_{DD1} - V_{DF} - V_{OL1}}{I_F}$$

$$R_1 \text{ (Invert)} = \frac{V_{DD1} - V_{OH1} - V_{DF}}{I_F}$$

$$R_2 = \frac{V_{DD2} = V_{OLX} (@\ I_L - I_2)}{I_L}$$

Where:

V_{DD1} = Input Supply Voltage

V_{DD2} = Output Supply Voltage

V_{DF} = Diode Forward Voltage

V_{OL1} = Logic "0" Voltage of Driver

V_{OH1} = Logic "1" Voltage of Driver

I_F = Diode Forward Current

V_{OLX} = Saturation Voltage of Output Transistor

I_L = Load Current Through Resistor R2

I_2 = Input Current of Output Gate

INPUT		R1 (V)	OUTPUT						
			CMOS @ 5V	CMOS @ 10V	74XX	74LXX	74SXX	74LSXX	74HXX
			R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)
CMOS @ 5V	NON-INV.	2000	1000	2200	750	1000	1000	1000	560
	INV.	510							
CMOS @ 10V	NON-INV.	5100							
	INV.	4700							
74XX	NON-INV.	2200							
	INV.	180							
74LXX	NON-INV.	1800							
	INV.	100							
74SXX	NON-INV.	2000							
	INV.	360							
74LSXX	NON-INV.	2000							
	INV.	180							
74HXX	NON-INV.	2000							
	INV.	180							

Fig. 1 Resistor Values for Logic Interface



Fig. 2 Non-Inverting Logic Interface



Fig. 3 Inverting Logic Interface

Typical Performance Curves

Fig. 4 LED Forward Current vs. Forward Voltage



Fig. 5 LED Forward Voltage vs. Temperature



Fig. 6 Non-saturated Rise and Fall Times vs. Load Resistance (6N138 / 6N139 Only)



Fig. 7 Non-saturated Rise and Fall Times vs. Load Resistance (HCPL2730 / HCPL2731 Only)



Fig. 8 Propagation Delay To Logic Low vs. Base-Emitter Resistance (HCPL2730 / HCPL2731 Only)



Fig. 9 Current Transfer Ratio vs. Forward Current (6N138 / 6N139 Only)



Typical Performance Curves (Continued)

Fig. 10 Current Transfer Ratio vs. Base-Emitter Resistance (6N138 / 6N139 Only)



Fig. 11 Current Transfer Ratio vs. Forward Current (HCPL2730 / HCPL2731 Only)



Fig. 12 Output Current vs Output Voltage (6N138 / 6N139 Only)



Fig. 13 Output Current vs Output Voltage (HCPL2730 / HCPL2731 Only)



Fig. 14 Output Current vs. Input Diode Forward Current (6N138 / 6N139 Only)



Fig. 15 Output Current vs Input Diode Forward Current (HCPL2730 / HCPL2731 Only)



Typical Performance Curves (Continued)

Fig. 16 Logic Low Supply Current vs. Input Diode Forward Current (6N138 / 6N139 Only)



Fig. 17 Logic Low Supply Current vs. Input Diode Forward Current (HCPL2730 / HCPL2731 Only)



Fig. 18 Propagation Delay vs. Input Diode Forward Current (6N138 / 6N139 Only)



Fig. 19 Propagation Delay vs. Input Diode Forward Current (HCPL2730 / HCPL2731 Only)



Fig. 20 Propagation Delay to Logic Low vs. Pulse Period (6N138 / 6N139 Only)



Fig. 21 Propagation Delay to Logic Low vs. Pulse Period (HCPL2730 / HCPL2731 Only)



Typical Performance Curves (Continued)

Fig. 22 Propagation Delay vs. Temperature (6N138 / 6N139 Only)



Fig. 23 Propagation Delay vs. Temperature (HCPL2730 / HCPL2731 Only)



Test Circuits



Fig. 24 Switching Time Test Circuit



Fig. 25 Common Mode Immunity Test Circuit

Ordering Information

Option	Example Part Number	Description
No Suffix	6N138	Standard Through Hole Device, 50 pcs per tube
S	6N138S	Surface Mount Lead Bend
SD	6N138SD	Surface Mount; Tape and reel
W	6N138W	0.4" Lead Spacing
V	6N138V	VDE0884
WV	6N138WV	VDE0884; 0.4” lead spacing
SV	6N138SV	VDE0884; surface mount
SDV	6N138SDV	VDE0884; surface mount; tape and reel

Marking Information



Definitions	
1	Fairchild logo
2	Device number
3	VDE mark (Note: Only appears on parts ordered with VDE option – See order entry table)
4	Two digit year code, e.g., ‘07’
5	Two digit work week ranging from ‘01’ to ‘53’
6	Assembly package code

Tape Specifications



Reflow Profile



- Peak reflow temperature: 225C (package surface temperature)
- Time of temperature higher than 183C for 60–150 seconds
- One time soldering reflow is recommended







NOTES:

A) NO STANDARD APPLIES TO THIS PACKAGE

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

D) DRAWING FILENAME AND REVSION: MKT-N08GREV7

FAIRCHILD





LAND PATTERN RECOMMENDATION





NOTES:

A) NO STANDARD APPLIES TO THIS PACKAGE

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

D) DRAWING FILENAME AND REVSION: MKT-N08Hrev7.

FAIRCHILD

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:

HCPL2731SD HCPL2731V HCPL2731 HCPL2731S